Interface circuit and method for digital signals

专利摘要:
An interface circuit (100) and method for interfacing digital signals with a bus, comprising: means (TxduC) for receiving digital signals, for transmission on the bus, relative to a first ground potential; transformer means (106) for passing edges of the received digital signals; and reconstruction means (110) for reconstructing signals from the edges of signals passed by the transformer means, so as to produce digital signals, for transmission on the bus, relative to a second ground potential. A similar circuit (CANL, 130, 134) interfaces, from the second ground potential to the first ground potential, signals received from the bus. The reconstruction means may use Schmitt triggers, whose bias points may be set by oscillators incorporating further Schmitt triggers (120, 142) located on the same semiconductor die to reduce temperature variability.
公开号:US20010008548A1
申请号:US09/759,857
申请日:2001-01-12
公开日:2001-07-19
发明作者:Peter Miller；Peter Hartnett
申请人:Motorola Inc；
IPC主号:H04L25-0266

专利说明:
[0001] This invention relates to interface circuits for digital signals. [0001] BACKGROUND OF INVENTION
[0002] In electronic systems such as those in an automobile, electronic control units (ECUs) distributed around a vehicle are typically connected to a communication bus, such as the Controller Area Network (CAN) bus which is well-known in industrial and automotive applications. In use, voltage differences between different (ECUs) on the bus, due for instance to differences in ground potential at the different ECUs, can cause communication errors. [0002]
[0003] It has been proposed to overcome this problem by use of opto-isolators to isolate the signals produced by different ECUs. However, such a proposal has a number of drawbacks: firstly, opto-isolators are expensive; secondly, the reliability of opto-isolators may not be sufficiently robust to withstand the exacting mechanical and temperature conditions produced in an automotive environment. [0003]
[0004] It is an object of the present invention to provide an interface circuit and method for digital signals, wherein the above-mentioned disadvantages may be overcome or at least alleviated. [0004] SUMMARY OF INVENTION
[0005] In accordance with a first aspect of the invention there is provided an interface circuit for digital signals as claimed in claim [0005] 1.
[0006] In accordance with a second aspect of the invention there is provided an interface circuit for digital signals as claimed in claim [0006] 7.
[0007] In accordance with a third aspect of the invention there is provided a method for interfacing digital signals as claimed in claim [0007] 9. BRIEF DESCRIPTION OF DRAWINGS
[0008] One ECU interface circuit incorporating the invention for isolating signals of units on a CAN bus will now be described, by way of example only, with reference to the accompanying drawings, in which: [0008]
[0009] FIG. 1 shows a schematic circuit diagram of a CAN bus ECU interface circuit. [0009] DETAILED DESCRIPTION
[0010] Referring to FIG. 1, a circuit [0010] 100 for interfacing an ECU 200 to a CAN bus 300 includes terminals TxduC, GnduC and RxduC for connection respectively to transmit, ground and receive terminals of the ECU 200. The interface circuit 100 also has CANH, CANL and CANGnd terminals for connection respectively to high, low and ground connections of the CAN bus 300.
[0011] The TxduC terminal is connected via a resistance [0011] 102 and a capacitance 104 to an end of a winding of a transformer 106, the other end of the winding being connected to earth. Another winding of the transformer 106 has one end connected to a datum voltage “0”, the other end of the winding being connected via a capacitance 108 to an input of a Schmitt trigger 110. The output of the Schmitt trigger 110 is connected to the Tx terminal of a conventional CAN Driver 112 which produces signals of appropriate voltage, timing, etc., conforming to the CAN bus standard. The Schmitt trigger 110 also has its output connected via a resistance 114 to the datum voltage “0”, and has its input connected via a resistance 116 to the datum voltage “0”. The input of the Schmitt trigger 110 is also connected via a resistance 118 to the input of a Schmitt trigger 120. The output of the Schmitt trigger 120 is connected via a resistance 122 and a capacitance 124 to the datum voltage “0”. The input of the Schmitt trigger 120 is also connected to a node intermediate the resistance 122 and the capacitance 124.
[0012] The GnduC terminal is connected to earth. [0012]
[0013] The CAN Driver [0013] 112 has its Rx terminal connected (via an optional pulse lengthener 148) via a resistance 126 and a capacitance 128 to an end of a winding of a transformer 130, the other end of the winding being connected to the datum voltage “0”. Another winding of the transformer 130 has one end connected to earth, the other end of the winding being connected via a capacitance 132 to an input of a Schmitt trigger 134. The output of the Schmitt trigger 134 is connected to the RxduC terminal. The Schmitt trigger 134 also has its output connected via a resistance 136 to earth, and has its input connected via a resistance 138 to earth. The input of the Schmitt trigger 134 is also connected via a resistance 140 to the input of a Schmitt trigger 142. The output of the Schmitt trigger 142 is connected via a resistance 144 and a capacitance 146 to the earth. The input of the Schmitt trigger 142 is also connected to a node intermediate the resistance 144 and the capacitance 146.
[0014] The CAN Driver [0014] 112 has its CANH and CANL terminals connected respectively to the CANH and CANL terminals of the CAN bus 300. The CANGnd terminal is connected to the datum voltage “0”.
[0015] It will be appreciated that the interface circuit [0015] 100 is made up of two similar, complementary interface circuits 150 (elements 102-110 & 114-124) and 152 (elements 126-148) which respectively interface pulses for transmission on the bus 300 and pulses received from the bus 300.
[0016] Pulses (relative to earth potential) received from the TxduC terminal of the ECU [0016] 200 are differentiated by the capacitor 102 to produce positive-going and negative-going spikes corresponding to the pulses' positive-going and negative-going transitions are passed by the transformer 106. The resulting signal (consisting of positive-going and negative-going spikes separated by a DC level) at the output winding of the transformer 106 is applied to the Schmitt trigger 110, in which a positive-going spike at its input causes its upper trigger level to be crossed (resulting in the output of the Schmitt trigger going low), and a negative-going spike at its input causes its upper lower trigger level to be crossed (resulting in the output of the Schmitt trigger going high). Thus the Schmitt trigger 110 reconstructs (from the pulse edge signal passed by the transformer 106) the pulse signal received at the terminal TxduC. However, it will be noted that whereas the pulse signal received at the terminal TxduC is relative to the earth potential (e.g., at the input winding of the transformer 106), the reconstructed pulse signal at the output of the Schmitt trigger 110 is relative to the datum voltage “0”. Thus, the interface circuit 150 serves to isolate signals for transmission on the CAN bus 300 between the ground potential (earth) of the ECU 200 and the ground potential (datum voltage “0”) of the CAN bus 300.
[0017] It will be understood that the complementary interface circuit [0017] 152 functions analogously (receiving a pulse signal relative to datum voltage “0” at the Rx terminal of the CAN Driver 112, passing the edges of this signal through the transformer 130, and reconstructing from the edge signal a pulse signal relative to earth potential which is equivalent to the pulse signal received at the terminal Rx) to isolate pulse signals received from the CAN bus 300 between its ground potential (datum voltage “0”) and the ground potential (earth) of the ECU 200.
[0018] The transformers [0018] 106 and 130 are small, low-cost transformers which, in use of the interface circuit 100, act as isolation elements. Only the edges of pulse signals are passed via the transformers, allowing the transformers to be of low inductance (and hence low cost) while achieving very low propagation delay.
[0019] As explained above, signal reconstruction (reconstruction of pulses from the edges passed via the transformers) is performed by the Schmitt triggers [0019] 110 and 134 for the circuit's transmit and receive functions respectively. The optimum bias point for the DC level of signal input to each of the Schmitt triggers 110 and 134 is automatically determined by use of additional Schmitt trigger 120 and 142 respectively, all the Schmitt triggers 110, 134, 120 and 142 being formed on the same integrated circuit die (not shown). The additional Schmitt triggers 120 and 142 are arranged to function as simple oscillators having a nominal 50% duty cycle. It will be understood that, with variations in temperature, the trigger points of Schmitt triggers vary. However, it will be understood that in the interface circuits 150 and 152 of the circuit 100, any variation of the trigger point of the Schmitt trigger 110 or 134 due to temperature variation is counteracted by variation of that Schmitt trigger's bias point due to variation of the duty cycle of the oscillator formed by the additional Schmitt trigger 120 or 142 respectively, because of variation of that additional Schmitt trigger's bias point caused by the same temperature variation. Thus, the bias points of the Schmitt triggers 110 and 142 used for reconstruction of the pulse signals are dynamically and optimally set.
[0020] It will be appreciated that the interface circuit [0020] 100 provides simple and effective isolation of signals on the CAN bus 300 through use of the small, low-cost isolating transformers 106 and 130 and the self-biasing arrangement of Schmitt triggers 110, 134, 120 and 142.
[0021] It will be understood that the interface circuit described above could be further enhanced. For example, a pulse lengthener [0021] 148 could additionally be used to ensure propagation of pulses of very short duration, as may be required in some CAN applications.
[0022] It will be appreciated that although in the embodiment described above an interface circuit [0022] 100 (comprising complementary interface circuits 150 and 152) is illustrated as coupling one ECU 200 to the CAN bus 300, in practice two or more ECU (not shown) may be interfaced by their own respective circuits such as the interface circuit 100 to isolate signals on the CAN bus between the ground potential of the bus and the individual ground potentials of the ECUs.
[0023] It will be further appreciated that in interfacing a particular ECU it may not be necessary for the interface circuit to have the two complementary interface circuits such as [0023] 150 and 152 described above. For example, if an ECU is simply to transmit signals onto the bus (without receiving) only an interface circuit such as the interface circuit 150 may be provided, or if an ECU is simply to receive signals from the bus (without transmitting) only an interface circuit such as the interface circuit 152 may be provided.
[0024] It will further be appreciated as a result of the above-discussed properties of good isolation, the interface circuit [0024] 100, although rated for operation at a nominal CAN bus system voltage of 12V, could instead be used with 24V or even 42V systems, the good isolation allowing operation with one wire shorted to battery or ground.

权利要求:
Claims (12)
[1" id="US-20010008548-A1-CLM-00001] 1. An interface circuit for digital signals, comprising:
receiving means for receiving digital signals relative to a first ground potential;
transformer means coupled to the receiving means for passing edges of signals received at the receiving means; and
reconstruction means coupled to the transformer means for reconstructing signals from the edges of signals passed by the transformer means, so as to produce digital signals relative to a second ground potential.
[2" id="US-20010008548-A1-CLM-00002] 2. The interface circuit according to
claim 1 wherein the reconstruction means comprises Schmitt trigger means.
[3" id="US-20010008548-A1-CLM-00003] 3. The interface circuit according to
claim 2 wherein the Schmitt trigger means comprises bias means for biasing the DC level of the edge signals between the trigger levels of the Schmitt trigger means.
[4" id="US-20010008548-A1-CLM-00004] 4. The interface circuit according to
claim 2 wherein the reconstruction means further comprises oscillator means coupled to the Schmitt trigger means for setting the bias point of the Schmitt trigger means to reduce the temperature variability thereof.
[5" id="US-20010008548-A1-CLM-00005] 5. The interface circuit according to
claim 4 wherein the oscillator means comprises a Schmitt trigger arrangement.
[6" id="US-20010008548-A1-CLM-00006] 6. The interface circuit according to
claim 5 wherein the Schmitt trigger means and the Schmitt trigger arrangement are located on the same semiconductor die.
[7" id="US-20010008548-A1-CLM-00007] 7. An interface circuit for interfacing digital signals to and from a bus, comprising:
first receiving means for receiving digital signals, relative to a first ground potential, for transmission on the bus;
first transformer means coupled to the first receiving means for passing edges of signals received at the first receiving means;
first reconstruction means coupled to the first transformer means for reconstructing signals from the edges of signals passed by the first transformer means, so as to produce digital signals, relative to a second ground potential, for transmission on the bus;
second receiving means for receiving digital signals, relative to the second ground potential, from the bus;
second transformer means coupled to the second receiving means for passing edges of signals received at the second receiving means; and
second reconstruction means coupled to the second transformer means for reconstructing signals from the edges of signals passed by the second transformer means, so as to produce digital signals, relative to the first ground potential, from the bus.
[8" id="US-20010008548-A1-CLM-00008] 8. The interface circuit according to
claim 7 wherein the first and second reconstruction means comprise respectively first and second Schmitt trigger means.
[9" id="US-20010008548-A1-CLM-00009] 9. A method for interfacing digital signals, comprising:
receiving digital signals relative to a first ground potential;
applying the received digital signals to transformer means to pass edges of the received digital signals; and
reconstructing signals from the signal edges passed by the transformer means so as to produce digital signals relative to a second ground potential.
[10" id="US-20010008548-A1-CLM-00010] 10. The method for interfacing digital signals according to
claim 9 wherein the step of reconstructing comprises applying the signal edges passed by the transformer means to Schmitt trigger means so as to produce digital signals relative to a second ground potential.
[11" id="US-20010008548-A1-CLM-00011] 11. An interface circuit for digital signals substantially as hereinbefore described with reference to the accompanying drawing.
[12" id="US-20010008548-A1-CLM-00012] 12. A method for interfacing digital signals substantially as hereinbefore described with reference to the accompanying drawing.

类似技术:

---

公开号 | 公开日 | 专利标题

---

US4929941A|1990-05-29|Device for transmitting items of information for an automobile vehicle and a method of using said device

---

EP0845131B1|2001-11-14|Electronic diagnostic system

---

CN108353012A|2018-07-31|For the device and method that selectively blanking bus vibrates when receiving data via bus system

---

US8681881B2|2014-03-25|Communication signal generating device and communication apparatus for use in communication system

---

US20110064126A1|2011-03-17|Communication apparatus, communication system, wire harness and communication method

---

JP2851124B2|1999-01-27|Multiplex transmission method

---

US20040043739A1|2004-03-04|Controller area network transceiver having capacitive balancing circuit for improved receiver common-mode refection

---

US5486817A|1996-01-23|Communication system for vehicle control system having presettable initial state

---

US5892927A|1999-04-06|Bus delay compensation circuitry

---

US6901111B2|2005-05-31|Interface circuit and method for digital signals

---

US20060066358A1|2006-03-30|Vehicle communication system

---

CA2290239A1|2000-05-25|Simultaneous bidirectional data transmission system and method

---

CA2119073C|1998-05-05|Data transmission system for automotive vehicles

---

US5347543A|1994-09-13|Device for differential-mode information transmission between at least two elements of a motor vehicle

---

US7148723B2|2006-12-12|Common controller area network interface

---

US20030102933A1|2003-06-05|Method and system for determining transmission path delay

---

EP0777339B1|2004-07-14|Signal transmission circuit

---

JP2001067580A|2001-03-16|Circuit device connecting signals between circuit parts provided with separated feeding lines

---

US20090067616A1|2009-03-12|CAN echo cancellation level shifter

---

JP3084858B2|2000-09-04|Signal abnormality detection device for in-vehicle network

---

US7804858B2|2010-09-28|Vehicle communication system

---

US20060245381A1|2006-11-02|Data communication system

---

US20210245686A1|2021-08-12|Communication system and vicarious inputting and outputting unit

---

US5073902A|1991-12-17|Device for receiving information travelling on two capacitively coupled information transmission lines, in particular for a motor vehicle

---

KR20000074847A|2000-12-15|Low voltage differential signal communication system

同族专利:

---

公开号 | 公开日

---

GB2358303A|2001-07-18|

---

GB2358303B|2004-06-02|

---

DE10101196A1|2001-07-19|

---

DE10101196B4|2008-07-31|

---

GB0000907D0|2000-03-08|

---

US6901111B2|2005-05-31|

引用文献:

---

公开号 | 申请日 | 公开日 | 申请人 | 专利标题

---

US4425663A|1980-06-13|1984-01-10|Tcl, Inc.|Low input capacitance data network transceiver|

---

US4993627A|1989-05-02|1991-02-19|Phelan Michael D|Electronically controlled locking mechanism|

---

US5303265A|1990-06-29|1994-04-12|Digital Equipment Corporation|Frequency independent encoding technique and apparatus for digital communications|

---

US5336942A|1992-08-12|1994-08-09|Western Digital Pty, Ltd.|High speed Schmitt trigger with process, temperature and power supply independence|

---

US5964854A|1995-10-02|1999-10-12|Robert Bosch Gmbh|Card cage for an electronic control unit having signal-processing components and high-speed digital components coupled to a common ground plane|

---

US6438462B1|1996-03-26|2002-08-20|Daimlerchrysler Ag|Semiconductor circuit for an electronic unit|

---

US6130505A|1997-01-16|2000-10-10|Display Laboratories, Inc.|Automatic alignment of cathode ray tube video displays in local magnetic fields|US20030123263A1|2001-12-27|2003-07-03|Caterpillar Inc.|Controller area network using transformers|

---

US20060071839A1|2004-10-06|2006-04-06|Shieh Lung W|Analog-to-digital converter|

---

CN104038204A|2014-05-30|2014-09-10|北京软石科技发展有限公司|Digital signal isolation transmission device|

---

WO2020207804A1|2019-04-12|2020-10-15|Vitesco Technologies GmbH|Communication transceiver for differential signal processing protocol and method for processing signal in communication transceiver for differential processing protocol|JPS58156225A|1982-03-12|1983-09-17|Matsushita Electric Ind Co Ltd|Pulse isolator|

---

US4714901A|1985-10-15|1987-12-22|Gould Inc.|Temperature compensated complementary metal-insulator-semiconductor oscillator|

---

DE3731020A1|1987-09-11|1989-03-30|Siemens Ag|CIRCUIT ARRANGEMENT FOR TRANSMITTING TRANSMITTER PULS BETWEEN TWO GALVANICALLY SEPARATED CIRCUITS|DE10262239B4|2002-09-18|2011-04-28|Infineon Technologies Ag|Digital signal transmission method|

法律状态:
2001-01-12| AS| Assignment|Owner name: MOTOROLA, INC., ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MILLER, PETER;HARTNETT, PETER;REEL/FRAME:011480/0794 Effective date: 20001213 |

---

2006-10-31| AS| Assignment|Owner name: TEMIC AUTOMOTIVE OF NORTH AMERICA, INC., ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:018471/0200 Effective date: 20061016 |

---

2008-09-18| FPAY| Fee payment|Year of fee payment: 4 |

---

2012-11-22| FPAY| Fee payment|Year of fee payment: 8 |

---

2014-06-12| AS| Assignment|Owner name: CONTINENTAL AUTOMOTIVE SYSTEMS, INC., MICHIGAN Free format text: MERGER;ASSIGNORS:CONTINENTAL TEVES, INC.;TEMIC AUTOMOTIVE OF NORTH AMERICA, INC,;REEL/FRAME:033135/0185 Effective date: 20091210 |

---

2017-01-06| REMI| Maintenance fee reminder mailed|

---

2017-05-31| LAPS| Lapse for failure to pay maintenance fees|

---

2017-06-26| STCH| Information on status: patent discontinuation|Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |

---

2017-07-18| FP| Expired due to failure to pay maintenance fee|Effective date: 20170531 |

优先权:

---

申请号 | 申请日 | 专利标题

---

GB0000907.6||2000-01-14||

---

GB0000907A|GB2358303B|2000-01-14|2000-01-14|Interface circuit and method for digital signals|

---